Drift chamber and pulse-height readout systems are being developed for use in a new large scale detector at the SPEAR colliding beam facility. The systems are based upon 32 channels of sample-and-hold together with an analog multiplexer in a single-width CAMAC module. The modules within each crate are scanned by an autonomous controller containing a single ADC and memory plus arithmetic capability for offset, gain and linearity corrections. The drift chamber module has a facility for extracting hit wire information for use in trigger decision circuitry.
Introduction
In recent years, the size of high energy physics detectors and their associated electronics has increased dramatically, mainly due to the advent of various sorts of multiwire chambers and multi-element solid, liquid or gas counters. This has presented a challenge to electronics designers to match these developments with efficient designs, in order to make arrays of many thousands of channels economically and physically feasible.
The system to be designed requires over 3000 channels of drift chamber electronics and a similar number of channels of analog measurement. The drift chamber measurement requires a nominal range of about 500 ns with a resolution of 2 ns (8 bits) to provide a spatial resolution in the chamber approaching 0.1 mm. The analog measurement requires a < 1% resolution over a dynamic range of 30:1, which leads to a required ADC resolution of 11 bits. With present techniques, an approach using a dedicated 11-or 12-bit ADC per channel would be very expensive; thus it was decided to develop a system of multiplexed analog modules which could be processed in large groups by a single ADC per group. Such a system has general applicability for TDC, ADC, as well as slow analog measurement, such as recording of phototube high voltages, wire chamber dc voltage settings, etc.
System Considerations 1 General
Any multiplexed analog system must sacrifice processing speed compared with a system using a dedicated ADC-perchannel. One must therefore weigh the advantages or disadvantages of this approach against the design characteristics of the particular detector, especially its projected event rates. The detector being designed is a large cylindrical array of drift chambers and liquid argon shower counters, particularly designed for e+-e-storage ring application at Stanford Linear Accelerator Center's SPEAR machine. The SPEAR beam consists of e+-e-interactions occurring at a rate of 1.28 MHz, i.e., every 780 ns, within a time window which is known to a fraction of a nanosecond; thus the detector front-end circuitry must be capable of accepting this rate. These beam characteristics are sufficiently similar to the new proposed storage ring at SLAC, called PEP, that the detector will be directly usable at the new machine. The detector also has a cylindrical array of conventional scintillation trigger counters for use in fast primary trigger decisions.
The most important characteristics of the detection electronics are (a) a large number of channels, suggesting as high as possible packaging density and minimum components per channel; (b) rapid reset time (abort) Each crate contains up to 640 channels (20 modules X 32 ch/module) of multiplexed analog data. Each crate also contains a dedicated autonomous controller with a 12-bit ADC and local memory. The multiplexers could in fact proceed at the maximum CAMAC rate of 1 ,us per channel; thus the scanning speed depends primarily upon the slower conversion speed of the ADC, as well as internal setup times. In the 12-bit system being built, the time for conversion is 2.5 ps, and the average processing time per data point with 10% channel occupancy is about 4 As, leading to a total scanning time for all channels of 2.6 ms. Obviously, the hold circuits must contribute negligible errors for this length of time. As stated earlier, this scanning does not commence until certain secondary trigger logic track-finding criteria have been satisfied. The above scanning speed of about 2.6 ms is an average for a polled system. Note that, since each crate has an autonomous processor, the average scanning speed is independent of the number of crates in the system. In principle, more sophisticated scanning algorithms could be designed into the modules and controller in order to speed up the total system. In the present detector system, however, the above rate is very adequate, and it was thus decided to keep the module design as simple as possible in order to gain maximum packaging density and economy. final data. This of course requires very reliable system calibration techniques. These on-going calibration system developments will be reported in detail in a later SLAC publication.
3. Module Design Summary The following is a description of the important circuit features of each system module.
Drift Chamber Module
Drift chamber signals are amplified at the chambers (using LRS 604 hybrid amplifiers) and sent as ECL logic pulses to the channel electronics. The block schematic of a single channel is shown in Fig. 2 . The operation is straightforward: The beam gate FET is normally open, and the fast reset pulse is applied at the maximum beam rate of 1. 2 MHz to keep C. discharged. When a drift chamber signal is received, it actuates the input flip-flop and switches Is from Ql to Q2 to begin charging C. with a constant current. At the end of the maximum drift period allowed in the chamber, a load pulse is applied to record the state of all flip-flops in a shift register, and the common stop pulse is applied to reset the current source. At this point, the charge is held on Cs, but the FET beam gate is not yet closed. If no primary event trigger is received during the charging time, the RESET signal is applied to reset Cs, and the circuit is ready to receive data from the next beam pulse. If a primary event trigger is received, the latches and the reset circuit are inhibited from further action.
At this point, the shift register is read into the secondary trigger logic system. If the secondary trigger test is not passed, the RESET is applied and sampling of input data continues. If the test is passed, multiplexing and processing of the analog data proceeds.
The START-COMMON STOP method of operation is preferred in order to minimize switch drive current and switch voltage offsets. Figure 3 shows a section of the detailed schematic; Fig. 4 is the timing diagram. A photograph of the complete 32-channel board is shown in Fig. 5 . The multilayer board has 5 layers: 2 outer for signal wiring (odd and even channels on opposite sides), 2 inner for power bussing, and one ground place in the center. * Table I The overall performance of the system depends upon the timing stability of the ECL preamplifier, receivers, and switches, upon the stability of the current source, and upon the offsets, hold stability and temperature stability of the analog section. It should also be noted that the nonlinearity of the chamber drift time itself may require a quadratic correction. All The basic circuit is shown in Fig. 6 . The FET switches are rearranged to produce a sampled signal which is positive with respect to ground. The multiplexing scheme is identical to that of the TAC circuit. A section of the detailed design is shown in Fig. 7 , and the specifications are summarized in Table UI. Two modes of operation are possible. If high perchannel data rates are expected, a primary trigger decision will be obtained within about 150 ns of the beam crossing, and will be used to inhibit the RESET signal and enable the SAMPLE signal to the entire system. The fast reset will prevent signal pile-up. In the more usual case, where very low rates are expected on a given cell, the SAMPLE gate will be operated on every (delayed) beam crossing, and Inhibited only after an event trigger signals that the current sample should be retained for further examination. In this mode, the RESET gate is not used, and the pedestal value will be established as the SAMPLE gate offset with no Input data present.
Following the aforementioned secondary trigger decision, the data will either be processed by the autonomous controllers, or aborted so that sampling can recommence. 
Multiplexer Module
A trivial extrapolation is required to obtain a 32-channel multiplexer module; a section of the block diagram for one channel is shown in Fig. 8 . The circuit can accept a5 or l10 volt signals, with input protection diodes connectable to L6 or k12 volts.
Autonomous Processor-ADC Module
This module is still in design so will be reported only briefly here; the details will be the subject of a later paper. Figure 9 shows the basic block diagram; Fig. 10 shows the flow diagram. The module design is dictated by event data rate requirements. The total time required for a valid event data acquisition cycle is expected to be about 20 ms from event to tape. This of course obviates the need for the fastest (all pipelined hardware) approach, and allows a 16-bit microprocessor QiP) to be used as the module controller.
Hardware pipelining has been used in the sample-and-hold ADC circuits as well as in the ,iP. This results in good throughput as well as all-software ALU functions and simplified pP circuits.
All module operations will be performed via pP routines initiated through the CAMAC I/O or the front panel START.
The 4K x 16-bit memory contains all constants, pointers, and data. Initializing the ADC consists of downloading data correction algorithm constants and pointers from the host CPU (Sigma 5) via CAMAC block transfer at a maximum rate of 2 pls/data word. A data word consists of 12 bits of data plus sign, plus 11 bits of address, stored in two 16-bit ,uP memory locations. Upon receiving a start command from CAMAC or the front panel, the ,uP jumps to the scan routine in its microprogrammed ROM, initializes registers, etc. and executes the scan/correction algorithm for 640 channels. This consists of addressing each channel in turn, waiting for the ADC data, checking for good data and (a) correcting and saving it or (b) discarding it. Saved data is formatted by associating it with a calculated address (wire number, cell number, etc.) and storing in two 16-bit memory locations. At the end of this scan, the module L-Flag is raised if data were saved. The saved data is read from the memory via CAMAC Q-scan block transfer at a maximum rate of 2 As/data word.
Summary and Conclusion
A system using analog multiplexing to provide readout for drift chamber, liquid argon and dc analog data, has been described. The technique offers the advantages of low cost per channel for the resolution obtained; programmability of the autonomous processor for each subgrouping of modules; high front-end rate capability due to the abort feature; and dynamic drift correction and calibration capabilities. The autonomous processor concept also has the major advantage of unloading the calibration and constant storage tasks from the host processor, and in providing high overall speed due to the parallel processing configuration of the system. 5. Acknowledgments
